|
If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
Datasheet File OCR Text: |
19-1271; Rev 0; 8/97 12-Bit, 100Msps ECL DAC _______________General Description The MAX5012 is a 12-bit, 100Msps digital-to-analog converter (DAC) designed for digital modulation, direct digital synthesis, high-resolution imaging, and arbitrarywaveform-generation applications. This device is pinfor-pin compatible with the AD9712 with significantly improved settling time and glitch-energy performance. The MAX5012 is an ECL-compatible device. It features a fast 13ns settling time and low 15pV-s glitch impulse energy, which results in excellent spurious-free dynamic range characteristics. The MAX5012 is available in a 28-pin plastic DIP or PLCC package in the -40C to +85C extended-industrial temperature range. ____________________________Features o 12-Bit, 100Msps DAC o ECL-Compatible Inputs o Low Power: 600mW o 1/2LSB DNL o 40MHz Multiplying Bandwidth o Extended-Industrial Temperature Range o Superior Performance over AD9712: Improved Settling Time: 13ns Improved Glitch Energy: 15pV-s Master/Slave Latches MAX5012 ________________________Applications Fast-Frequency-Hopping Spread-Spectrum Radios Direct-Sequence Spread-Spectrum Radios Digital RF/IF Modulation Microwave and Satellite Modems Test and Measurement Instrumentation Pin Configurations appear at end of data sheet. ______________Ordering Information PART MAX5012AEPI MAX5012BEPI MAX5012AEQI MAX5012BEQI TEMP. RANGE -40C to +85C -40C to +85C -40C to +85C -40C to +85C PIN-PACKAGE 28 Plastic DIP 28 Plastic DIP 28 PLCC 28 PLCC _________________________________________________________Functional Diagram MAX5012 ________________________________________________________________ Maxim Integrated Products 1 For the latest literature: http://www.maxim-ic.com, or phone 1-800-998-8800. For small orders, phone 408-737-7600 ext. 3468. 12-Bit, 100Msps ECL DAC MAX5012 ABSOLUTE MAXIMUM RATINGS Supply Voltages Negative Supply Voltage (VEE) .............................................-7V A/D Ground Voltage Differential..........................................0.5V Input Voltages Digital Input Voltage (D1-D12, Latch Enable) ............0V to VEE Control Amp Input Voltage Range...............................0V to -4V Reference Input Voltage Range (VREF) ..................-3.7V to VEE Output Currents Internal-Reference Output Current .................................500A Control-Amplifier Output Current..................................2.5mA Continuous Power Dissipation Plastic DIP (derate 14.29mW/C above +70C) .............1.14W PLCC (derate 10.53mW/C above +70C) ...................842mW Operating Temperature Range ...........................-40C to +85C Junction Temperature ......................................................+150C Lead Temperature (soldering, 10sec) .............................+300C Storage Temperature Range .................................-65 to +150C Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. ELECTRICAL CHARACTERISTICS (VEE = -5.2V, RSET = 7.5k, CONTROL AMP IN = REF OUT, VOUT = 0V, TA = TMIN - TMAX, unless otherwise noted.) PARAMETER DC PERFORMANCE Performance Resolution I Differential Nonlinearity Max at full temperature Best fit Integral Nonlinearity Output Capacitance Gain Error (Note 1) Gain-Error Tempco Zero-Scale Offset Error Offset Drift Coefficient Output Compliance Voltage Equivalent Output Resistance DYNAMIC PERFORMANCE Dynamic Performance Conversion Rate Settling Time (tST) (Note 2) Output Propagation Delay (tD) (Note 3) Glitch Energy (Note 4) Full-Scale Output Current (Note 5) Spurious-Free Dynamic Range 1.23MHz; 10Msps 5.055MHz; 20Msps 10.1MHz; 50Msps 16MHz; 40Msps Rise/Fall Time 2 10MHz span RL = 50 V 2MHz span V TA = +25C TA = +25C TA = +25C TA = +25C TA = +25C TA = +25C 70 68 68 68 2 70 68 68 68 2 ns dBc dBc IV V V V V 100 13 1 15 20.48 100 13 1 15 20.48 Msps ns ns pV-s mA Max at full temperature TA = +25C TA = +25C Full temperature Full temperature TA = +25C Full temperature Full temperature TA = +25C TA = +25C VI I VI V I VI V I VI V IV IV -1.2 0.8 1.0 0.01 2.0 1.2 -1.2 0.8 1.0 150 0.5 2.5 5.0 0.01 2.0 1.2 10 1.0 5.0 8.0 150 0.5 2.5 5.0 0.75 12 0.5 0.75 1.5 1.0 1.75 10 1.0 5.0 8.0 1.0 12 1.0 1.25 2.0 1.5 2.0 LSB pF % F.S. ppm/C A A/C V k LSB Bits CONDITIONS TEST LEVEL MIN MAX5012A TYP MAX MIN MAX5012B TYP MAX UNITS _______________________________________________________________________________________ 12-Bit, 100Msps ECL DAC ELECTRICAL CHARACTERISTICS (continued) (VEE = -5.2V, RSET = 7.5k, CONTROL AMP IN = REF OUT, VOUT = 0V, TA = TMIN - TMAX, unless otherwise noted.) PARAMETERS CONDITIONS TEST LEVEL IV TA = +25C Full temperature 5% of VEE, external reference, TA = +25C TA = +25C TA = +25C I VI V I 600 30 100 MIN -5.46 MAX5012A TYP MAX -5.2 115 -4.94 140 148 600 30 100 MIN -5.46 MAX5012B TYP MAX -5.2 115 -4.94 140 148 UNITS MAX5012 POWER-SUPPLY REQUIREMENTS Negative Supply Voltage Negative Supply Current (-5.2V) Nominal Power Dissipation Power-Supply Rejection Ratio V mA mA mW A/V VOLTAGE INPUT AND CONTROL Reference Input Impedance Reference Multiplying Bandwidth Internal Reference Voltage Internal Reference Voltage Drift Amplifier Input Impedance Amplifier Input Bandwidth DIGITAL INPUTS Logic 1 Voltage Logic 0 Voltage Logic 1 Current Logic 0 Current Input Capacitance Input Setup Time (tS) Input Hold Time (tH) Latch Pulse Width (tPWL, tPWH) Note 1: Note 2: Note 3: Note 4: Full temperature Full temperature Full temperature Full temperature TA = +25C TA = +25C Full temperature TA = +25C Full temperature TA = +25C VI VI VI VI V IV IV IV IV IV 3 3.5 0.5 0.5 5.0 4.0 0 3 2 3 3.5 0.5 0.5 5.0 4.0 0 -1.0 -1.7 -0.8 -1.5 20 10 3 2 -1.0 -1.7 -0.8 -1.5 20 10 V V A A pF ns ns ns ns ns TA = +25C TA = +25C V V VI V V V -1.15 3 40 -1.20 50 3 1 -1.25 -1.15 3 40 -1.20 50 3 1 -1.25 k MHz V ppm/C M MHz Gain is measured as a ratio of the full-scale current to ISET. The ratio is nominally 128. Measured as voltage at mid-scale transition to 0.024%; RL = 50. Measured from the rising edge of Latch Enable to where the output signal has left a 1LSB error band. Glitch is measured as the largest single transient. RSET Note 5: Calculated using IFS = 128 x Control Amp In TEST LEVEL CODES All electrical characteristics are subject to the following conditions: All parameters having min/max specifications are guaranteed. The Test Level column indicates the specific device testing actually performed during production and Quality Assurance inspection. Any black section in the data column indicates that the specification is not tested at the specified condition. TEST LEVEL I II III IV V VI TEST PROCEDURE 100% production tested at the specified temperature. 100% production tested at TA = +25C, and sample tested at the specified temperatures. QA sample tested only at the specified temperatures. Parameter is guaranteed (but not tested) by design and characterization data. Parameter is a typical value for information purposes only. 100% production tested at TA = +25C. Parameter is guaranteed over specified temperature range. 3 _______________________________________________________________________________________ 12-Bit, 100Msps ECL DAC MAX5012 ______________________________________________________________Pin Description PIN 1-10 11 12, 21 13 14 15, 25 16 17 18 19 20 22 23 24 26 27 28 NAME D2-D11 D12 (LSB) Digital VEE Analog Return IOUT Analog VEE I OUT Ref In Control Amp Out Control Amp In Ref Out Ref GND N.C. RSET* Latch Enable DGND D1 (MSB) _ FUNCTION Digital Input Bits 2-11 Digital Input Bit 12 (LSB) Digital Negative Supply (-5.2V) Analog Return Ground Analog Current Output Analog Negative Supply (-5.2V) Complementary Analog Current Output Voltage Reference Input Internal Control Amplifier Output. Control Amp Out is normally connected to Ref In. Internal Control Amplifier Input. Control Amp In is normally connected to Ref Out (if not connected to external reference). Internal Voltage Reference Output. Ref Out is normally connected to Control Amp In. Ground Return for Internal Voltage Reference and Amplifier No Connection. Not internally connected. Connection for External Resistance Reference. RSET is used with the internal amplifier (nominally 7.5k). Latch Control Line Digital Ground Return Digital Input Bit 1 (MSB) *Full-Scale Current Out = 128 (Control Amp In/RSET) Figure 1. Timing Diagram 4 _______________________________________________________________________________________ 12-Bit, 100Msps ECL DAC MAX5012 MAX5012 Figure 2. Typical Interface Circuit _______________________________________________________________________________________ 5 12-Bit, 100Msps ECL DAC MAX5012 __________________________________________________________Pin Configurations TOP VIEW D2 D3 D4 D5 D6 D7 D8 D9 D10 D11 (LSB) D12 Digital VEE Analog Return IOut 1 2 3 4 5 6 7 8 9 10 11 12 13 14 28 27 26 25 24 23 D1 (MSB) (MSB) D1 Latch Enable DGND Latch Enable Analog VEE RSet D6 5 6 7 8 9 10 11 DGND D5 4 D4 3 D3 2 D2 1 28 27 26 25 24 23 N/C D7 Analog VEE RSet N/C Ref GND Digital VEE Ref Out Control Amp In PDIP MAX5012 22 21 20 19 18 17 16 15 Ref GND Digital VEE Ref Out Control Amp In Control Amp Out Ref In IOut Analog VEE D8 D9 D10 D11 (LSB) D12 MAX5012 PLCC 22 21 20 19 12 13 14 15 16 17 18 Ref In Control Amp Out IOut Analog VEE Analog Return Digital VEE IOut DIP PLCC 6 _______________________________________________________________________________________ 12-Bit, 100Msps ECL DAC ________________________________________________________Package Information 28L PLCC C MAX5012 Pin 1 Pin 28 H Pin 1 TO P VIEW G I F B O TTO M VIEW A B D E INCHES SYMBOL A B C D E F G H I MIN 0.450 0.485 45 0.165 0.022 typ 0.18 typ 0.05 typ 0.039 0.430 MAX 0.456 0.495 0.175 0.010 MILLIMETERS MIN 11.43 12.32 45 4.19 .56 typ 4.57 typ 1.27 typ 0.99 MAX 11.58 12.57 4.45 0.25 0.00 0.00 0.00 10.92 _______________________________________________________________________________________ 7 12-Bit, 100Msps ECL DAC MAX5012 ___________________________________________Package Information (continued) 28L Plastic DIP K 28 I 1 J H A G B F C D E SYMBOL A B C D E F G H I J K INCHES MIN MAX 0.200 0.120 0.135 0.020 0.100 0.067 0.013 0.180 0.622 0.555 1.460 0.085 MILLIMETERS MIN MAX 5.08 3.05 3.43 0.51 2.54 1.70 0.33 4.57 15.80 14.10 37.08 2.16 0.170 4.32 Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time. 8 _____________________Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600 (c) 1997 Maxim Integrated Products Printed USA is a registered trademark of Maxim Integrated Products. |
Price & Availability of MAX5012 |
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |